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Abstract
The CMS Data Acquisition System is designed to build and lter events originating from 476 detector
data sources at a maximum trigger rate of 100 KHz. Different architectures and switch technologies
have been evaluated to accomplish this purpose. Events will be built in two stages: the rst stage will
be a set of event builders called FED Builders. These will be based on Myrinet technology and will
pre-assemble groups of about 8 data sources. The second stage will be a set of event builders called
Readout Builders. These will perform the building of full events. A single Readout Builder will build
events from 72 sources of 16 KB fragments at a rate of 12.5 KHz. In this paper we present the design
of a Readout Builder based on TCP/IP over Gigabit Ethernet and the optimization that was required
to achieve the design throughput. This optimization includes architecture of the Readout Builder, the
setup of TCP/IP, and hardware selection.
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1 Introduction
The Compact Muon Solenoid experiment (CMS) [1] is a general purpose detector which will operate at the Large
Hadron Collider (LHC) [2], situated at the CERN laboratories in Geneva. The beam crossing rate at LHC will be
40 MHz and the events sizes will be approximately 1 MB, so it will be impossible to store all the interactions. This
input rate must be reduced to of order 100 Hz, the maximum rate feasible for data storage and off-line processing.
CMS has chosen to reduce this rate in two steps: a hardware Level-1 trigger which has a maximum accept rate of
100 KHz and a High Level software Trigger (HLT) with an additional rejection of a factor of ﬀﬂﬁﬃ . All events that
pass Level-1 are sent to a computer farm (Filter Farm) which performs reconstruction and selection of events using
the full data.
The DAQ system is designed to be modular in order to facilitate expansion as the luminosity increases and to
retain the exibility to change the implementation of parts of the system when technologies are available or new
requirements are identied. The design of the CMS Data Acquisition System and of the High Level Trigger is
described in detail in the DAQ Technical Design Report (TDR) [3].
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Figure 1: Simplied sketch of the CMS DAQ system.
An overview of the data ow within the CMS DAQ is shown in Fig. 1 proceeding from top to bottom. At the
top are the Front-End Drivers (FEDs) which are the sub-detector specic data sources and which feed the 476
Front-End Readout Links (FRLs) which merge the data of up to two FEDs into one stream. The 2 KB outputs of
the FRLs are then assembled into larger event fragments of 16 KB by the FED Builders and are distributed to up to
eight independent Readout Builders. The Readout Builders consist of three types of software components running
on Linux PCs. The Readout Units (RUs) receive the event fragments from the FED Builders and distribute them
to the Builder Units (BUs) which assemble full events and pass them to the Filter Units (FUs). The FUs then have
access to the full detector information for selecting events to send to the mass storage system.
The BUs and FUs run in a single PC and receive the data from the RUs via TCP/IP on Gigabit Ethernet (GbE). The
conguration is referred to as the Trapezoidal conguration, because there are more BUs than RUs and a combined
BU and FU PC is referred to as a BU-FU. A more detailed diagram of an individual Readout Builder is shown in
Fig. 2.
With the event sizes of approximately 1 MB and each Readout Builder building events at 12.5 KHz, the data
throughput of a RU PC will be approximately 200 MB/s (in and out). This paper describes measurements of the
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Gigabit Ethernet network and PC throughput which demonstrate that the design requirements can be achieved.
Running the BU and FU components on the same PCs is a deviation from the original design described in the DAQ
TDR [3], which had them on separate PCs connected by a second network. This modication, described in [4],
removes the need for one network and one layer of PCs, but requires more TCP/IP sockets and larger switches.
2 Implementation Overview
Myrinet technology [5] is used in the FED builder and for the data transfer from the detector to the surface. The
technology has a data link speed of 2 Gb/s, low latency, implements hardware ow control, and has an on-board
CPU in the interface card. Furthermore, Myrinet provides a ber optic solution for the 200 meter distance to
surface at a relatively modest cost. Two parallel data paths are used to achieve 300 MB/s after taking into account
efciency in the Myrinet switches for input fragment sizes of 2 KB. Further details on the FED builder are described
in [6].
The Readout Builder network, which connects the RUs to the BUs, is implemented with up to four parallel Gigabit
Ethernet links, referred to as rails, to achieve an aggregate bandwidth of up to 490 MB/s, more than twice the
design requirement.
The DAQ software is built on the XDAQ framework [7] running on commodity Linux machines.
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Figure 2: Simplied sketch of a Readout Builder in the Trapezoidal conguration.
3 TCP/IP setup
A transport software package called Asynchronous TCP/IP (ATCP) 
 was developed to decouple the DAQ appli-
cations from the networking software. It also avoids blocking when more than one host is trying to send data to
the same network interface of another host. ATCP puts all messages to be sent in different queues according to the
destination and asynchronously processes them in another thread. It writes (reads) into (from) a given socket until
it blocks and as soon as it blocks it passes to another socket and continues.
The choice of TCP/IP over Gigabit Ethernet has the advantage of using completely standard hardware and software.
TCP/IP is a reliable protocol for which we do not need to worry about packet loss at the application level, which
typically occurs when operating close to wire speed. The main drawback is the considerable usage of machine
resources for its operation. In order to achieve good performance, the following design choices were made:
 We use Ethernet Jumbo frames. By increasing the maximum transmission unit (MTU) from the standard
1500 Bytes to 7000 Bytes we observe an increase in the performance of approximately 50%.

See http://xdaqwiki.cern.ch/index.php/Ptatcp.
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 We implement multi-rail operation. This is done by using independent physical networks depending on the
source and destination hosts. Fig. 3 shows a possible two rail conguration of the RU-BU communication.
Figure 3: Example of two rails RU-BU communication. Even and odd RUs and BUs are connected with the
following pattern: even to even and odd to odd network A (solid), odd to even and even to odd network B (dashed).
Since every RU in a slice must write to every BU, half the data is on each network.
 Readout Builder control messages and data have different requirements in terms of latency and throughput.
While the rst must be delivered with low latency and have low throughput the latter require high throughput.
In the conguration of TCP/IP in Linux the Nagle algorithm [8] can be turned on or off. The Nagle algorithm
is a means of improving the efciency of TCP/IP networks by reducing the number of packets that need to
be sent over the network. When the Nagle algorithm is on and there are not many messages in the pipeline,
messages may be delivered with a very large latency. On the other hand, when the Nagle algorithm is off,
we observe an signicant decrease of the throughput with time. The optimal Readout Builder performance
is obtained by using different sockets for data and control messages and setting the Nagle algorithm on for
data and off for control messages.
4 Tests of GbE Event Builder Architecture
The performance of the system as a whole and of individual components was measured using PCs with two single-
core 2.6 GHz Xeon processors interconnected with a Force 10 E1200 switch and two Gigabit Ethernet rails for
each PC.
With the prototype system of 16 RUs ! 60 BU-FUs, corresponding to almost one quarter of a full-scale Readout
Builder, we measure the throughput as a function of fragment size. Fig. 4 shows that for a fragment size of 8 KB
network utilization is almost 100%. The fragment size of 16 KB produced by the FED Builders is sufciently
above this threshold, so even with fragments size uctuations a high network utilization is maintained. The full
line speed to the switch is achieved because the trapezoidal conguration has more reading than writing ports so
the output buffers have low occupancy. For these tests, the FU software is a dummy and does not include the CPU
and memory loads associated with the actual trigger algorithms.
To approach the full scale test in terms of the number of connections from RU to BU-FUs, we run multiple BU-FU
applications (up to 4 per node). By doing this we obtain similar results up to a 16 RUs ! 240 virtual BU-FUs
conguration, where virtual refers to the fact that BU-FU PC ran multiple applications at the same time. This
result shows that there is little or no decrease in performance when increasing the number of output sockets from
RUs to BU-FUs, although the throughput is less than there will be in the full system, because there are only 16
RUs as inputs instead of 72.
For the design Filter Unit input of 50 MB/s, only 5-10% of the CPU is used to build events leaving the bulk of the
processing power for the event selection algorithms.
5 Measurements using PCs with Two Dual-Core Processors
Several different PC architectures have been tested for the RU component. Based on our design requirements
and an order tendering process, we have selected PCs equipped with two dual-core processors. In the following
section, we present measurements using the selected two dual-core processor PC model. The PC is a Dell PE
2950 equipped with two Woodcrest Xeon 2 GHz processors (E5130), a 1.3 GHz front side bus, 2 PCI-X and 1
PCI-Express slots for full height expansion cards.
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Figure 4: Throughput per node in the Trapezoidal conguration as a function of the fragment size.
5.1 Memory Throughput
In the RU conguration with Myrinet DMA input and Gigabit Ethernet TCP/IP output, performance was limited by
memory throughput for earlier generation PCs. This is because the data are copied four times for each fragment:
the Myrinet PCI-X DMA to memory, from user space memory to CPU then back to kernel space memory and
nally data are sent by GbE PCI-E DMA transfer from memory. A more complex building algorithm in the RU
might require an additional super-fragment copy in the PC thus moving the data six times.
In tests using a Dell PE 2850 with two single-cores with a 800 MHz front-side bus and non-fully buffered DIMMs,
we nd a memory bandwidth of 1900 MB/s and measure a throughput of 450-470 MB/s. This is consistent with
being limited by the memory bandwidth which would predict 1900 / 4 " 475 MB/s. Adding an additional copy of
the data we expect 320 MB/s and we measure 330 MB/s.
The newer Dell PE 2950 PCs described above, with fully buffered DIMMs, have a memory bandwidth above
4000 MB/s, so memory throughput is no longer a limitation.
5.2 RU and BU performance
Tests of the PCs as RUs have been carried out with one and two Myrinet inputs and six GbE rails. Measurements
with two Myrinet inputs were made in order to evaluate the possibility of running two RU processes in a PC and
in order to measure the fully saturated throughput of the PC. Fig. 5 shows the measured total throughput of the
PC as a function of the fragment size from 2 KB to 32 KB in both congurations. The PC reaches the maximum
throughput achievable with six rails and two Myrinet inputs of 640 MB/s for a fragment size of about 8 KB, not
quite saturating 6 links. We nd the PCs can fully saturate four Gigabit Ethernet links achieving a throughput of
490 MB/s.
5.3 Single Quad-Core Processor PC
The two dual-core processor PC was compared with a single quad-core processor PC. The purpose of this test was
to explore the possibility of using a single quad-core processor and leaving a socket on the mother board free for
future upgrades.
Comparing the memory throughput, we saw that the two dual-core processor PC was much faster than the single
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Figure 5: Total throughput measured on a PC equipped with two dual-core processor as a function of the fragment
size. The results with one and two Myrinet inputs are shown.
quad-core which has only 2700 MB/s throughput. This memory bandwidth does not leave a sufcient margin for
achieving the design throughput and reduces the exibility for other potential modications.
6 Event Builder and Filter Farm Conguration
6.1 PCs
We have now purchased 640 2u Dell PE 2950 PCs equipped with two dual-core processors that will be used in the
long term as Readout Units. We are installing on each of them a Myrinet card and a 4 port Gigabit Ethernet card.
The Myrinet card is a M3F2-PCIXE-2 with two ber links and the Gigabit Ethernet card is a Silicom PEG4i with
four links and based on the Intel 82571EB controller.
As it was shown in Section 5, we are in principle able to achieve a throughput of 490 MB/s per PC, although the
throughput may be limited by components up and downstream of the Readout Builder.
6.2 Switches
The nal choice for switches was to use Force10 E1200 switches equipped with 90 port line cards. Fully loaded,
this switch accommodates 1260 Gigabit Ethernet ports. The connector density is achieved using mini-RJ21 con-
nectors (one every six ports) which are then connected to the PCs using patch panels to standard RJ45 connectors
located in the racks. The current implementation of these line cards is oversubscribed. Each group of sequential
24-24-22-20 ports can have a maximum aggregate throughput of 11 Gb/s in plus 11 Gb/s out. At the beginning of
2008 full throughput 90 port line cards are expected to be available. The chassis are compatible with both types of
line cards.
7 Commissioning Conguration
All the scaling related tests described above were performed using an earlier generation of PCs and smaller con-
gurations than the full-system. During the commissioning phase part of the 640 PCs will be used as BU-FUs.
The baseline trapezoidal conguration with two slices of 72 RU and 248 BU-FU PCs should achieve a rate of at
least 25 KHz. The other congurations that have been considered during the development will also be reevaluated
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including the original DAQ TDR design. These congurations share common cabling and the difference is only a
matter of software conguration. The choice of conguration for the rst run may also depend on the High Level
Trigger output requirements.
8 Future Deployment
The Event Builder and Filter Farm will be scaled to 50 KHz for the rst LHC Physics run in 2008 at the nominal
initial luminosity of #%$&ﬀﬂﬁ'ﬂ(*),+-ﬂ.*+


. This upgrade will involve the purchase and installation of additional lter
nodes and line cards. At that time, full throughput line cards will be available. After the commissioning run, we
will nalize the details of the Readout Builder architecture and decide whether to replace the oversubscribed line
cards with full throughput line cards. We will then be able to use 4 slices of Readout units and have enough Filter
Units to match the needs of the High Level Trigger for a L1 trigger rate of 50 KHz.
Full deployment to 8 slices and 100 KHz will be scheduled according to the requirements of the experiment. At
that time, all the PCs we are currently installing will be used as Readout Units and at least 4 Force10 E1200 chassis
will be needed to connect to of the order of 2000 lter nodes.
9 Summary
We have presented the design and prototyping of the second stage of the CMS Event Builder. This stage will
be implemented using TCP/IP on Gigabit Ethernet. In order to achieve the design throughput of 12.5 GB/s in
eight parallel slices for an aggregate bandwidth of 100 GB/s, the TCP/IP usage has been optimized and up to four
parallel Gigabit Ethernet links are used per PC. The network will be interconnected using several high port density
Force 10 switches.
In order to validate and optimize the design several measurements have been made. On individual PCs, we demon-
strate a throughput of 490 MB/s. Using a quarter scale Readout Builder and lower performance PCs with only two
links, we demonstrate a 240 MB/s throughput suggesting that the design scales well. Based on these results, we
expect to be able to achieve the design throughput with the full system. This system is currently being installed
with 640 PCs equipped with Myrinet and quad Gigabit Ethernet interfaces.
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